ABSTRACT Effect of design parameters including device geometry, doping, and bias on key performance is investigated in a diode-type NAND flash memory cell string working under positive feedback (PF) mechanism. The string has a tube-type poly-Si channel, n + and p + regions on both ends of the string. A device simulator used in this paper is calibrated with measured trap density and poly-Si body parameters. It is shown that on-current of the PF diode-type cell string is affected significantly by electric junction barrier (V EJB ) in the channel of the cell string. With different device dimensions, the PF diode-type cell string has almost constant, steep SS characteristic, but conventional FET-type cell string shows a large change in SS.
I. INTRODUCTION
These days, flash memory industry faces increasing challenges to meet market demand on high storage capacity. Due to the scaling limit of conventional planar structure, 3-dimensional (3-D) NAND flash memory technology which has control-gates (CG) stacked along the bit-lines (BL) standing vertically has been considered attractive [1] - [3] . To form the BL vertically, polycrystalline silicon (poly-Si) is used as the channel material instead of single crystalline silicon [4] - [6] . Compared to crystalline silicon, poly-Si has grain boundaries between silicon crystallites (grains). Due to the imperfect crystalline structure in the poly-Si, trap density is higher than that of the crystalline silicon. Also, carriers in the poly-Si have reduced mobility and lifetime. Moreover, due to the trap density increased with program/erase cycling stress, the degradation of the subthreshold swing (SS) is appreciable. Such poor SS characteristic causes a large threshold voltage (V th ) distribution and a reduced on/off current ratio at a read (or verify) bias. Note poor SS gives a very negative effect on the implementation of multi V th s in a cell to obtain high bit density. Thus the SS in cells of 3-D NAND flash memory needs to be improved for larger memory density.
In the past, studies about super-steep SS devices have been done in various ways. One of them is gatedthyristors as post solution devices in volatile memory industry [7] - [15] . The gated-thyristors have a steep SS through the use of positive feedback (PF). However, in spite of their super-steep SS characteristic, the studies of gated-thyristors have been performed mainly on volatile memories like SRAM and DRAM. In addition, the base of the gated-thyristors requires high doping concentration, which causes high junction leakage and random dopant fluctuation [15] .
On the other hand, super steep SS has achieved by using the PF in FBFET (Feedback FET) which has the nitride spacers formed on both sides of the gate [16] , [17] . Before read operation of the FBFET, built-in potential barriers are formed by injecting charges into the nitride. However, the gate has a poor controllability over the charging and discharging of the spacers.
We have proposed a diode-type NAND flash memory string utilizing the PF, a new read operation scheme and demonstrated super-steep SS characteristic without losing controllability and area efficiency [18] . In the previous report, we have focused mainly on the operation mechanism of the PF diode-type cell string. However, device design and effect of design parameters of the cell string have not been studied.
In this work, we investigate the effect of design parameters such as device dimension, doping concentration, and applied bias on key performances of the diode-type NAND flash memory string. We compare the performance of the diode-type cell string with that of conventional FET NAND cell string having the same device dimension. The device design is performed by using Technology ComputerAided Design (TCAD) simulation tool which has physical parameters calibrated with measured data.
II. DEVICE STRUCTURE AND SIMULATION SETUP
The cross-sectional view of the positive feedback (PF) diodetype cell string is shown in Fig. 1 (a) . The PF diode-type cell string has eight word lines (WL), two select line (SL) transistors and an undoped tube-type poly-Si body. The SL transistors are formed adjacent two edge WLs (WL 0 and WL 7 ). Each end of the poly-Si body is doped by n + and p + impurities, respectively. The n + doped region is connected to bit-line (BL) and p + doped region is connected to common source-line (CSL). The WLs and SL transistors are separated from the poly-Si body by the thickness (T ONO ) of an O/N/O gate dielectric stack (3/6/6 nm). Poisson equation and drift-diffusion equation are solved in the simulation. For better reliability of the simulation work, we adopted Shockley-Read-Hall (SRH) recombination model and band-to-band recombination model [10] . To consider the effect of grain boundaries in the poly-Si body, reduced mobility and lifetime (μ p−Si , τ p−Si ) are used. They are reduced by 10 and 10 3 times, respectively, compared to those (μ c−Si , τ c−Si ) of single crystalline silicon [19] . In addition, we use the interface trap density (D it ) profile between the poly-Si body and the oxide extracted from fabricated 3-D NAND flash memory cell string [18] by using conductance method [4] .
To utilize the PF in the cell string, a special bias scheme shown in Fig. 1 (b) is required. Without the pre-charging step, unwanted charge trapping in the storage layer of WL k−1 may occur by high band-to-band generation rate and hot carrier effect. The pre-charging step in a box is needed to suppress this effect [20] . Fig. 2 shows the effect of the precharging step on band-to-band generation rate in the cell string at a time of t 6 in Fig. 1 (b) . Throughout this work, it is assumed that the selected WL is WL 6 . With the precharging step, the energy band bending in the poly-Si body between WL 6 and WL 5 decreases, which leads to the reduction of electric field. As a result, the generation rate in the poly-Si body between WL 6 and WL 5 of the cell string decreases significantly as shown in Fig. 2 (a) . Without the pre-charging step, the generation rate increases enormously due to a large band bending (equivalently high electric field) as shown in Fig. 2 (b) . With the conventional bias scheme for FET cell string in [19] , the PF cannot be obtained because the recombination of holes takes place before triggering the VOLUME 4, NO. 5, SEPTEMBER 2016 329 . Hole and electron barriers are formed by applying a negative pass bias to the selected WL (WL 6 ) and a positive pass bias to the WL 5 , respectively. When the bias of the WL 6 becomes larger than turn-on bias, electron barrier starts to decrease and electron injection occurs to the CSL direction ( 1 in Fig. 1 (d) ). The electrons are injected into the channel under the WL 5 decrease the hole barrier height ( 2 in Fig. 1 (d) ). The decrease of the hole barrier increases hole injection to the channel of the WL 6 ( 3 in Fig. 1 (d) ). Consequently, the electron barrier height is reduced further ( 4 in Fig. 1 (d) ), resulting in a sort PF. Thanks to the PF, the barriers for both carrier polarities are vanished rapidly and the BL current increases suddenly with a very small bias change of the selected WL [18] .
To observe the effect of design parameters on key performances (|I BL |, V on and SS characteristic) of the PF diode-type cell string, device simulation is performed extensively. The first parameter is the bias applied to the CSL. The second parameter is device dimensions which include gate length (L g ), space length (L s ), body thickness (T b ) and filler oxide thickness (R FOX )). The final parameter is the n-type and p-type peak doping concentration in n + and p + doped regions located at ends of the cell string.
III. SIMULATION RESULTS

A. EFFECT OF CSL BIAS
In read operation of the PF diode-type cell string, the CSL is biased positively and the BL is grounded as shown in Fig. 1 (b) . As the bias applied on the CSL (V CSL ) increases, the BL current (|I BL |) is expected to be increased. To estimate |I BL | − V CG curves quantitatively, we simulate the PF diodetype cell string with various V CSL s. The |I BL | − V CG curves of the PF diode-type cell string are compared with those of conventional FET cell string where the device dimensions are exactly the same as that of the PF diode-type cell string except the doping polarity at the end of the string connected to the CSL. Fig. 3 (a) and (b) show |I BL |−V CG curves of the PF diodetype cell string and conventional FET cell string, respectively, as a parameter of V CSL (0.8 V ∼ 2V with a step of 0.2 V). As expected, both strings show the increase of |I BL | with increasing V CSL . The PF diode-type cell string shows significant increase of |I BL | with increasing V CSL , because the potential barrier between electrically doped n-type and p-type channel regions is decreased with increasing V CSL . The potential barrier is represented by electrical junction barrier (V EJB ) in the energy band diagrams along the surface of the poly-Si body of the PF diode-type cell string as shown in Fig. 3 (c) . The decrease of the barrier height increases |I BL | exponentially. The increase rate of the |I BL | decreases with the increase of the V CSL , because the voltage drop across the pass WLs becomes appreciable as shown in the slope of the energy band diagrams in Fig. 3 (c) . The V EJB at a V CSL of 1 V is about 0.1 eV even with a large gate bias (V CG = 5 V).
In the conventional FET cell string, as the V CSL increases, the |I BL | increases at a fixed V CG and the V th decreases due to the following reasons. First, the V th is decreased by increasing charge sharing effect in the channel with increasing V CSL . Second, the electrical gate length (effective gate length) of the selected WL decreases because the electric field from the drain side (CSL side) penetrates deeply into the channel of the WL with increasing V CSL . Note that large V CSL increases |I BL | of the cell string. At the same time, voltage drop across the pass WLs also increases. It is shown in Fig. 3 (d) as increasing slope of energy band diagrams of the conventional FET cell string. Fig. 3 (e) compares |I BL | versus V CSL of the PF diodetype cell string at a V CG of 5 V with that of conventional FET cell string at a V CG of V CSL + V th . The V CG equal to V CSL + V th in the conventional FET cell string guarantees that the cell string operates in saturation region. The |I BL | of the PF diode-type cell string increases more rapidly than that of the FET string as mentioned above with increasing V CSL , and both |I BL |s are the same at a V CSL of ∼1.5 V. cell string as explained in Fig. 5 (a) . The increase of V on with increasing L g of WL 5 and WL 6 is attributed to the carrier recombination in the channel of WL 6 and explained in Fig. 4 (b) , as the L s increases, |I BL | decreases and V on increases. The effect of L s can be explained by the reason similar to the explanation in Fig. 4 (a) . As the T b increases, |I BL | increases and V on decreases as shown in Fig. 4 (c) . The |I BL | increase can be explained by the decrease of the channel resistance of all WLs due to the increase of the T b and the increase of effective channel width W (W = 2π (R FOX + T b )). Note the channel resistance of all WLs in the cell string decreases appreciably as the thickness of the poly-Si body increases. As the channel resistance decreases, the voltage drop across the WL 5 and WL 6 related to the PF triggering is increased at a given V CSL of 1 V. The width of the barriers determined by the length of the WLs is decreased effectively due to the increased voltage drop, which leads the decrease of the V on . Fig. 4 (d) shows |I BL |−V CG curves of the PF diode-type cell strings as a parameter of R FOX . With the increase of R FOX , |I BL | and V on change show similar behavior to those in Fig. 4 (c) due to the decrease of the channel resistance of all WLs in the cell string, but amount of the change is quite small. As explained in Fig. 4 (c) , W increases with increasing R FOX and as a result, the channel resistance decreases. To see the reason of the increasing |I BL | and the decreasing V on with decreasing L g , we investigate the behavior of the |I BL | and V on by changing the gate length of WLs in the string as shown in Fig. 5 . To observe the effect of the channel resistance and recombination under WLs (WL 5 and WL 6 ) related to the PF triggering, we used three sets of gate length split in device simulations. First, the gate length of all WLs (WL 0 ∼ WL 7 ) is changed and the result is represented by square symbols. Second, the gate length of WL 5 and WL 6 is changed while the gate length of the remaining WLs (WL 0 ∼ WL 4 and WL 7 ) is fixed at 30 nm. Circle symbols in this figure stand for the result under the second simulation condition. Third, the gate length of WL 5 and WL 6 is changed while the gate length of the remaining WLs (WL 0 ∼ WL 4 and WL 7 ) is fixed at 40 nm, and the result is represented by triangle symbols. Fig. 5 (a) compares |I BL | behavior with L g for given three sets of simulation condition. When the gate length of all WLs in the cell string increases (first case), |I BL | is decreased significantly. In the second and third cases, however, the |I BL | decreases slightly with increasing L g of WL 5 and WL 6 , which means that the channel resistance of both WL 5 and WL 6 gives a minor effect in the channel resistance of the cell string. As explained briefly in the explanation of Fig. 4 (a) , the voltage drop across the channel resistance of the pass WLs reduces the forward bias at the electrical junction when the cell string is turned-on. Since the voltage drop is higher in the third case than that in the second case, the |I BL | is smaller in the third case. Now we explain V on behavior under the three cases. Fig. 5 (b) shows V on behavior with changing L g for the three cases. The V on behaviors of all cases are nearly the same and show very slightly increasing difference with increasing L g . We can say the channel resistance described above has an ignorable effect on the V on . It is clear that the V on is mainly determined by the L g of WL 5 and WL 6 . Now we investigate the reason why the V on increases with increasing L g . The recombination of holes and electrons in the channel of WL 5 is mainly responsible for the V on behavior with L g . According to the pre-charge step in the dashed box of Fig. 1 (b) , electrons are supplied from the BL to the channel of WL 5 and holes are supplied from the CSL to WL 4 . Then, the selected WL (WL 6 ) is turned-off, and the electrons in the channel potential well of the WL 5 are isolated from the channel of WL 7 due to the electron barrier under the WL 6 . In this situation, the energy band diagram is represented by the thick black lines in Fig. 1 (d) . As V CG of WL 6 approaches to the V on , the PF is triggered and cell string turns on. It should be noted that in read operation of the PF diode-type cell string, the injected holes are recombined with the electrons in the channel of the WL 5 and this process becomes appreciable with increasing L g . Consequently, the recombination process limits amount of hole carriers arrived in the channel of the WL 6 , and retards the decrease of the electron barrier height and finally increases the V on . Fig. 6 shows SS behavior of the PF diode-type cell string and the conventional FET cell string with four device dimensions (L g , L s , T b and R FOX ). In the conventional FET cell string, the SS decreases significantly with the increase of L g due to short channel effect. The L s increase slightly decreases the SS by suppressing the short channel effect. As the T b increases, the SS increases rapidly since the channel controllability of the gate (WL 6 ) decreases. With increasing R FOX , the SS increases appreciably because the focusing of the electric field from the gate becomes small. Anyway, the SS in the conventional FET cell string gives at least 300 mV/dec. In the PF diode-type cell string, however, the SS is quite small compared to that in the conventional FET cell string. The SS increases very slightly with the increase of the L g since increasing recombination in the channel of WL 5 hinders the PF process. The SS behavior 332 VOLUME 4, NO. 5, SEPTEMBER 2016 with L s can be explained in similar manner. Increasing SS with decreasing T b can be explained as follows. The influence of the interface states on turn-on process gradually increases as the T b decreases. Since the interface states affects the recombination process in the channel of WL 5 , the PF to turn-on the cell string becomes slow down. The R FOX gives an ignorable effect in the SS. Fig. 7 (a) and (b) show simulated |I BL |−V CG curves of the PF diod e-type cell string with various p-type and n-type peak doping concentrations in the region connected to the CSL and BL, respectively. The peak doping is changed from 5×10 17 cm −3 to 1×10 20 cm −3 . As the peak doping concentration decreases, the doped poly-Si region near the SL transistors is depleted, resulting in the increased depletion barrier height. As a result, the |I BL | decreases significantly. Fig. 7 (c) shows energy band diagrams cut along the poly-Si body near the interface of the PF diode-type cell string at V CG_WL6 = 5 V and V CSL = 1 V. It can be clearly seen that the barrier height (see the barriers on the right in upper window and the left in lower window) for a given concentration of 5×10 17 cm −3 is higher than that for 1×10 20 cm −3 . According to the data in Fig. 7 , the doping concentration higher than at least 1×10 18 cm −3 is needed to give reasonable |I BL |. It was assumed in this work that no charges are stored in the storage layer of WLs except the selected WL 6 in the cell string. The state (program or erased) of the WL 5 adjacent to the WL 6 may give an effect on the |I BL |−V CG characteristic since the hole barrier is formed in the channel of the WL 5 cell. Now we investigate the effect with the state of the WL 5 cell. Fig. 8 shows |I BL | − V CG curves as a parameter of the charge density stored in the storage layer of the WL 5 (WL k−1 ) cell which is adjacent to the selected WL 6 (WL k ) cell. By changing the charge density stored in the WL 5 cell from -1×10 19 cm −3 to 1×10 19 cm −3 , the V on is increased by ∼150 mV. The physics responsible for the V on shift is explained using energy band diagram as follows. With the charge stored in the nitride layer of the WL 5 cell, the width and height of the hole barrier in the poly-Si body under the WL 5 are changed slightly as shown in the inset. Note the energy band diagrams are obtained when the WL 6 cell is turned off by applying -2.5 V. By storing a charge density of 1×10 19 cm −3 in the charge storage layer of the WL 5 cell, the depth and width of the potential well (hole barrier) formed in electrically floated poly-Si body of the WL 5 cell become deep slightly and wide, respectively. As a result, VOLUME 4, NO. 5, SEPTEMBER 2016 333 the triggering of the PF is slightly suppressed and the V on is increased a little.
B. EFFECT OF DEVICE DIMENSIONS
C. EFFECT OF DOPING CONCENTRATION AT BOTH ENDS OF CELL STRING
IV. CONCLUSION
In this paper, we have investigated the effects of design parameters on key performances (|I BL |, V on and SS characteristic) of the PF diode-type cell string by using calibrated TCAD simulation tool. Considered design parameters include bias applied to the CSL (V CSL ), device dimensions (L g , L s , T b and R FOX ) and peak doping concentration of the cell string. With increasing V CSL , |I BL | of the PF diode-type cell string increases more rapidly than that of conventional FET cell string. As the device dimensions are changed, the conventional FET cell string shows significant change in SS, but the PF diode-type cell string maintains still steep SS. The behavior of the |I BL | and V on of the PF cell string was analyzed with the dimension. The doping concentration at both ends of the cell string needs to be at least 1×10 18 cm −3 to keep high |I BL |.
